摘要
Time-to-DigitalConverter(TDC)isakeyblockusedasthephase/frequencydetectorinanAll-DigitalPhase-LockedLoop(ADPLL).Usually,itoccupiesalargeproportionofADPLL'stotalpowerconsumptionuptoabout30%to40%.Inthispaper,thedetailedpowerconsumptionofdifferentcomponentsintheTDCisanalyzed.APowerManagementBlock(PMB)ispresentedfortheTDCtoreduceitspowerconsumption.A24-bitsTDCcorewiththeproposedPMBisimplementedinHJTC0.18μmCMOStechnology.Simulationresultsshowthatupto84%powerreductionisachievedusingourproposedtechnique.
出版日期
2011年03月13日(中国期刊网平台首次上网日期,不代表论文的发表时间)