A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP

在线阅读 下载PDF 导出详情
摘要 Time-to-DigitalConverter(TDC)isakeyblockusedasthephase/frequencydetectorinanAll-DigitalPhase-LockedLoop(ADPLL).Usually,itoccupiesalargeproportionofADPLL'stotalpowerconsumptionuptoabout30%to40%.Inthispaper,thedetailedpowerconsumptionofdifferentcomponentsintheTDCisanalyzed.APowerManagementBlock(PMB)ispresentedfortheTDCtoreduceitspowerconsumption.A24-bitsTDCcorewiththeproposedPMBisimplementedinHJTC0.18μmCMOStechnology.Simulationresultsshowthatupto84%powerreductionisachievedusingourproposedtechnique.
机构地区 不详
关键词
出版日期 2011年03月13日(中国期刊网平台首次上网日期,不代表论文的发表时间)
  • 相关文献